1. Introduction Once you move beyond basic syntax in System Verilog, the first real  confusion beginners face is: Why does my simulation sometimes behave differently? Why does System Verilog have both module and program? What exactly does initial control? This topic appears very frequently in interviews , but more importantly, it directly affects whether your simulation code is safe or unsafe . A key point to understand early is this: Code can compile, simulate, and still be